In this paper, we provide the first systematic and comprehensive analysis of off-state degradation in Drain-Extended PMOS transistors -an enabling input/output (I/O) component in many systems and a prototypical example of devices with correlated degradation (i.e., hot carrier damage leading to gate dielectric failure). We use a wide range of characterization tools (e.g., Charge-pumping and multifrequency charge pumping to probe damage generation, I DLIN measurement for parametric degradation, current-ratio technique to locate breakdown spot, etc.) along with broad range of computational models (e.g., process, device, Monte Carlo models for hot-carrier profiling, asymmetric percolation for failure statistics, etc.) to carefully and systematically map the spatial and temporal dynamics of correlated trap generation in DePMOS transistors. Our key finding is that, despite the apparent complexity and randomness of the trapgeneration process, appropriate scaling shows that the mechanics of trap generation is inherently universal. We use the universality to understand the parametric degradation and TDDB of DePMOS transistors and to perform lifetime projections from stress to operating conditions.
BACKGROUND
The off-state degradation of I/O transistors like DeMOS is interesting because classical on-state HCI theories [1] suggest that off-state degradation should be negligible, and classical (homogeneous) TDDB theories [2] project long lifetimes based on localized damage near the DeMOS drain. However, in practice, DeMOS reliability concerns cannot be classified as isolated manifestations of classical TDDB, HCI, and NBTI degradations and must be treated as a unique combination thereof [3] [4] [5] [6] [7] [8] [9] . Off-state degradation in DeNMOS devices has been studied and it has been shown that the hot carriers responsible for interface damage are generated from the impact ionization of surface band-to-band tunneling current [9, 10] . The hot carriers thus generated get injected into the gate oxide and generate interface and bulk traps through breaking of ≡Si−O bonds [11, 12] . Moreover, it has been shown that the individual degradation curves at each stress drain bias can be scaled in time to form a universal degradation curve [9, 13, 14] . This implies that off-state degradation at each stress bias has the same universal shape, but has different degradation rates proportional to the scaling factors used to obtain the universal curve. The scaling factors and hence the degradation rates at each stress bias can be obtained from short term measurements, and can be used to project lifetime from higher to lower stress biases. Indeed, despite the complex, correlated degradation of DeNMOS, this universality of degradation allows systematic and unambiguous projection of reliable lifetime for such transistors.
Apart from the interface damage, the DeNMOS transistor subjected to off-state stress is found to undergo gate dielectric breakdown. Moreover, the voltage acceleration of dielectric breakdown time during off-state stress is found to correlate well with that obtained from the scaling factors for interface damage [8] . This correlation has been understood by noting that the ≡Si−O bonds can get broken in the bulk, by the same mechanism through which they get broken at the interface. Through a combination of various measurement techniques, it has been shown that the bulk and interface traps in DeNMOS transistors have similar time kinetics and voltage acceleration, proving the underlying common generation mechanism [8] . This correlation between dielectric breakdown time and interface damage opens the possibility of replacing the time consuming TDDB measurements with simple charge pumping technique.
The lateral profiling of interface damage during off-state stress show that the peak degradation occurs outside the gate edge. The breakdown spot estimation using current-ratio and voltage-ratio techniques also indicate the breakdown to happen in the spacer region, co-located with peak interface damage [8] . This suggests that the percolation path connecting the peak damage location at Si/SiO 2 interface to the gate electrode proceed through the spacer, possibly along the local electric field which assists hot hole injection. Percolation model simulation based on such asymmetric path could successfully explain the higher Weibull slopes observed for off-state breakdown time distribution [8] .
It is not immediately obvious, however, whether the results of
DeNMOS would apply directly to DePMOS transistors. In this paper, Hot carriers generated by impact ionization of BTBT current (rate α; step 2) eventually damage the oxide (shaded region).
we perform an element-by-element comparison of the degradation of DeNMOS and DePMOS transistors by using broad range of experimental probes and well-calibrated numerical simulation. We conclude in Sec. 2 that the basic degradation mechanisms remain similar for both DeNMOS and DePMOS transistors. In Sec. 3 we show that the time evolution of interface damage exhibit similar universal behavior in DePMOS transistor. However, unlike the DeNMOS where the interface damage is predominantly due to acceptor-like traps, both acceptor and donor-like traps are generated for DePMOS. Acceptor-like traps below the Fermi level remain negatively charged and lead to an increase in the drain current, while donor-like traps above the Fermi level are positively charged and result in a reduction in drain current. Due to this cancelling effect of acceptor and donor traps, DePMOS transistors show lower drain current degradation in spite of the higher interface damage, thereby resulting in longer I DLIN lifetime. The gate dielectric breakdown issues are discussed in Sec. 4. The interface damage is found to correlate well with bulk damage and dielectric breakdown time, as in the case of DeNMOS transistor [8] . However the mean breakdown time at stress bias and Weibull slope are higher for DePMOS, and is explained based on the non-uniform trap generation and longer percolation path for DePMOS transistors. Finally, we also discuss how the universality and correlated nature of defect generation can be used to make TDDB lifetime projections from stress to operating bias conditions. Fig. 1 shows a schematic of a DePMOS transistor, (A summary of process steps are given in [15] ). To establish the source of HCI in DePMOS, we first need to isolate the dominant current component under off-state bias condition. Various current components that can be present during off-state bias conditions in a DePMOS transistor are shown in Fig. 2 . We begin by noticing that the total measured drain current under this bias condition is a sum of sub-threshold leakage I SD , substrate leakage I B,leak and surface BTBT I BTBT , along with impact ionized hot carriers, if any. The gate edge direct tunneling I EDT was measured separately at the gate terminal and was found to be orders of magnitude lower than the net drain current and hence neglected during the following analysis. Therefore, I D =(I SD +I B,leak +I BTBT )(1+α), where α is the impact ionization (II) rate. These components can be independently controlled using multiterminal measurement configuration (see Fig. 3a ). While a standard four terminal (4T) configuration measures all the components, the three terminal (3T) eliminates I SD , three terminal with voltage splitting (3T+VS) [16] eliminates all but I BTBT and the two terminal eliminates all but I B,leak . Fig. 3b shows the results from multi-terminal measurements, and identifies I BTBT as the dominant component under off-state bias for both PMOS and NMOS transistors. The relative contribution of hot carrier (αI BTBT ) and I BTBT to total drain current [I D~( 1+α)I BTBT ] can be understood by studying the temperature dependence of total drain current (see Fig. 4 ). BTBT being a phonon assisted process is expected to have positive temperature dependence, while the opposite is true for II [17] . A net positive temperature dependence implies that contribution from hot carrier should be small compared to I BTBT (α<<1), as also is the case for DeNMOS transistor [9] .
ORIGIN OF HOT CARRIERS in DePMOS
A well calibrated device simulation based on MEDICI [18] provides further insights into possible location of the damage. Fig. 5 shows the two dimensional electric field under off-state bias and is found to peak at Si/SiO 2 interface, close to the gate edge. The BTBT and II occur at the peak electric field location (Fig. 6) , and lead to hot carrier generation and interface damage. The two dimensional hot carrier profiles obtained from Monte Carlo based SMC simulation [19] (Fig. 7) confirm generation of hot carriers at peak electric field location. Fig. 8 shows the lateral profile of interface damage measured through charge pumping [20] , and the interface trap density is found to peak close to the gate edge, where the electric field and hot carriers also maximizes. In sum, the mechanics of hot carrier generation in DePMOS is remarkably similar to that of DeNMOS [9] and as such the differences in parametric degradation and TDDB cannot be traced to difference in the hot-carrier profiles.
PHYSICAL NATURE OF INTERFACE DAMAGE

Characterization of N IT by CP and I DLIN Measurements
While the physical nature of the hot carrier generation is similar, should the traps generated as a result be also the same? To explore the nature of traps generated, we plot in Fig. 9 the time evolution of CP current for various stress drain biases. Both transistors show similar degradation characteristics ( Fig. 9 ), suggesting that similar type of bonds (≡Si−O) [9] are broken in both cases. The time exponent of degradation at early stress times is found to be higher (∆I CP =At n ; n~0.8) compared to that expected from broken ≡Si−H bonds followed by a 2D diffusion of hydrogen [21] . Finally, it is well known from the NBTI literature that broken ≡Si−H bonds anneal on removal of the stress conditions [22] . However no such recovery has been observed after off-state stress in DePMOS transistor (data not shown), proving the fact that ≡Si−O bonds are predominantly broken similar to DeNMOS transistor. The dominant contribution from broken ≡Si−O bonds can also be understood by noting that the corresponding precursor density is orders of magnitude higher than interfacial ≡Si−H density.
While the interface traps are qualitatively similar, a closer comparison of Fig. 9 (a) and (b) shows that there is significant Fig. 8 . Electric field profile close to Si/SiO 2 interface obtained from MEDICI (top) and interface trap density obtained from charge pumping measurements (bottom) for a) DePMOS and b) DeNMOS. The peak interface damage location occurs outside the gate edge and correlates well with the location of peak electric field and generated hot carriers. quantitative difference in rate/magnitude of trap generation between DeNMOS and DePMOS. Indeed, PMOS interface damage is unexpectedly faster (10x) and higher (1.8x) compared to NMOSindicating that the DePMOS is much more susceptible to interface damage compared to DeNMOS. One might therefore expect that parametric degradation in DePMOS would actually limit technology scaling. To check this hypothesis, we measure and plot I DLIN degradation in Fig. 10 , which shows the presumption of reduced DePMOS parametric lifetime is clearly incorrect. NMOS devices show a monotonic reduction in drain current, but the I DLIN degradation for PMOS, while random (see LHS, Fig. 11a) , is definitely smaller.
Universality of Interface Trap Generation
The first step to resolve the aforementioned puzzle of the I DLIN vs. CP data lies in realizing that the scatter in the DePMOS data actually hides a remarkable universal degradation (RHS, Fig. 11a ), reminiscent of similar universality in DeNMOS degradation (RHS, Fig. 11b ). In other words, if we take the individual degradation curve at each stress bias and shift them along the time-axis by a certain scaling factor, S, then all these curves lie on top of each other and form various parts of the same universal degradation curve. The sign of ∆I DLIN suggests that DeNMOS damage is predominantly acceptorlike throughout the degradation period (Fig. 11b) , while in DePMOS the corresponding damage changes from acceptor-like at early stress time (before the sign reversal in Fig. 11a ) to donor-like traps later (after the sign reversal in Fig. 11a ). Note that while the hypothesis of acceptor-and donor-like traps is consistent with the sign of the ∆I DLIN degradation, the exact generation mechanism is not known, and requires additional work. Also, the ∆I DLIN degradation does not recover on removal of the stress bias (data not shown), thereby eliminating any contribution from trapped charges.
To understand why CP and I DLIN degradation behave differently despite the fact that they are separate manifestations of same interface damage, we need to look at the spatial and energy zones scanned by these techniques. CP measures the sum of donor and acceptor-like traps lying within a narrow energy band around the mid-gap level, and within the spatial extend where the CP pulse levels can alternately invert and accumulate the substrate [23] . In contrast, I DLIN is affected by the charge state of the traps, and hence measures the difference of acceptor-like traps below and donor-like traps above the Fermi level, over the entire extend of the device. Hence, the spatial-and energy-zones scanned by CP is a subset of that scanned by I DLIN . However, in spite of the larger energy and spatial extend of scanning for I DLIN , the cancelling effect of the acceptor and donor-like traps in ∆I DLIN results in longer I DLIN lifetime for PMOS.
Parametric Lifetime Projection
We conclude this section by exploring the implications of the universality of interface-trap generation on projected off-state parametric lifetime of DePMOS transistors. The universal behavior of CP and I DLIN allows unambiguous lifetime projection from higher to lower stress biases. Fig. 12 plots the voltage acceleration for CP and I DLIN lifetime, which is defined as the time required for reaching an arbitrary specified degradation level. It should be noted that because of the universal nature of the degradation, a change in the threshold degradation level used to define the lifetime merely shifts the plots vertically, with the voltage dependence remaining the same. For the same threshold degradation levels, the DePMOS clearly show shorter CP lifetime but longer I DLIN lifetime. Moreover, the voltage acceleration factors for CP and I DLIN are also different, which is possibly due to the fact that the scanned spatial and energy zones are different for both techniques. This is an example where a more accurate CP provides an incorrect estimate of the relevant lifetime. 
DIELECTRIC BREAKDOWN in DePMOS
Apart from the interface damage and I DLIN degradation, another key feature of off-state degradation is that devices undergo gate dielectric breakdown (TDDB) [3, 5, 8] . Fig. 13 plots the Weibull distribution of dielectric breakdown time for both DeNMOS and DePMOS transistors during off-state stress at 8V. The DePMOS transistors are found to have longer lifetime compared to DeNMOS in spite of the higher interface damage (see Fig. 12 ). Obviously charge-cancelling effect (as discussed in Sec. 3) cannot explain such TDDB difference, because oxide breakdown is defined by the time required to form a percolation path from substrate to gate and as such, is independent of the charge-state of the defect involved. Also, we need to extrapolate the mean failure time measured at stress bias to operating bias conditions and for the given failure criteria. Finally, the observed Weibull slope factors (β) during off-state stress are higher than that expected from standard percolation model [24, 25] , and DePMOS in specific show higher β than DeNMOS in spite of similar oxide thickness. We now explore these issues in detail in this section.
Interface Traps as a Predictor of TDDB Lifetime
It has been shown for DeNMOS transistors that both interface and bulk traps have similar time and voltage dependencies, indicating a common generation mechanism for both [8] . This enabled charge pumping measurement as a fast predictor for TDDB. However it needs to be verified whether the interface and bulk traps are correlated for DePMOS transistors as well.
TDDB measurements were carried out on DePMOS transistors to check for correlations between interface and bulk damage and dielectric breakdown time. Fig. 14(a) shows the time evolution of charge pumping current for various samples during off-state TDDB measurements. The charge pumping current level at which transistor breakdown occurs is plotted in Fig. 14(b) , and a Weibull fit with β ICP =16.3 is obtained. Moreover, the ratio of Weibull slope for dielectric breakdown time to the Weibull slope for critical CP current is found to be close to the time exponent of degradation (β TBD /β ICP =0.14; n≈0.16) [25] . The Weibull distribution of critical charge pumping current and specific relation with the Weibull slope for breakdown time suggests that charge pumping current is indeed correlated to bulk trap density. The average dielectric breakdown time for various stress biases is therefore the time required to reach the average critical charge pumping current, and is therefore proportional to the inverse of the scaling factors [8] .
To understand why CP current correlates with the bulk-trap dominated TDDB lifetime, we use multi-frequency charge pumping (MFCP) [26] to profile the traps in the vertical direction, as shown in Fig. 15 . Our analysis shows that the interface traps and bulk traps are strongly correlated, that the increase in one reflects the increase in the other. Indeed, Fig. 16 plots the time evolution of bulk trap density from multi-frequency charge pumping measurement, and a universal behavior similar to charge pumping measurement is observed. Finally, Fig. 17 plots the measured breakdown time along with the corresponding inverse scaling factors for interface and bulk traps, and once again a good correlation is obtained. Similar time kinetics and voltage dependence prove that the bulk and interface traps in DePMOS transistors have a common generation mechanism, and interface damage measured through charge pumping can be used as simple and unambiguous monitor for TDDB.
TDDB Lifetime Comparison
Now that we have established the relation between dielectric breakdown time and interface damage, the breakdown time at each stress drain bias (see Fig. 17 ) can be scaled using the charge pumping scaling factors to obtain the Weibull distribution at any given bias, say to 8V as in Fig. 13 . To resolve the question of longer mean failure time for DePMOS transistor at this stress bias despite the higher interface damage (see Fig. 12, 13 ), we note that trap density is higher for DePMOS close to the Si/SiO 2 interface (Fig. 15, RHS) , but show a sharper reduction towards the bulk and become less than the bulk trap density in DeNMOS transistor. Such a reduction in the bulk trap density can lead to longer TDDB lifetime for DePMOS, in spite of the higher interface damage. To understand the origin of the non-uniform bulk trap profile, the electric field distribution in the spacer region of DeNMOS and DePMOS transistors during off-state stress, obtained from MEDICI simulation, is shown in Fig. 18 . The local electric field in DeNMOS favors hot hole injection into the oxide, while it is in the opposing direction for DePMOS. The opposing electric field in DePMOS transistor implies that only more energetic holes can get injected deeper into the oxide, resulting in the reduction in bulk trap density and the longer TDDB lifetime. Now we will discuss how the mean TDDB lifetime at stress bias (η VD,ST ), the Weibull slope (β) and the voltage acceleration factor (V D n ) can be used to obtain the safe operating voltage (V D,OP ), for a given failure fraction (F). Due to correlated generation of interface and bulk traps, the TDDB voltage acceleration factor is same as that obtained from CP scaling factors (Fig. 12) . For a target operating lifetime T, various terms are related by the expression:
Though DePMOS have a longer mean lifetime at stress bias, and a higher Weibull slope, the voltage acceleration factor is worse compared DeNMOS (Fig. 12) . Hence the relative reliability of DePMOS and DeNMOS under actual operating conditions depends on the operating voltage, voltage acceleration factor and failure criteria as given by (1).
Puzzle of the Weibull Slope
The final piece of puzzle in the off-state degradation of drain extended transistors is the higher Weibull slopes compared to that expected from a standard percolation model. For DeNMOS transistors, this has been resolved by noting that the breakdown spot lie outside the gate edge, co-located with peak interface damage location [8] . The resulting asymmetric percolation model, which involves a meandering percolation path from the breakdown spot Fig 15) . A universal behavior similar to CP is observed. Bulk traps at other depth levels also show similar universal behavior (data not shown). located at Si/SiO 2 interface to the gate electrode, has been used to interpret the experimentally observed high Weibull slopes.
The Weibull slope of DePMOS transistor is higher than that of DeNMOS, suggesting that breakdown spots in these transistors are located further down along the spacer. This leads to an increase in the length of the percolation path, resulting in higher Weibull slopes. We now use experiment and theory to validate these key assumptions.
Position of the Breakdown-Spot
The current ratio technique is used to estimate the breakdown spots in DePMOS transistors [27] [28] [29] . In this technique, the transistor is biased in accumulation following the breakdown event, and the source and drain currents are measured. Conventional current ratio technique relates the breakdown spot location measured from the source contact (x BD * ) to the terminal currents and the channel length L through the expression:
However, the current ratio measurement after off-state breakdown yielded a source current which is orders of magnitude lower than the drain current. This was resolved by noting that (2) assumes the breakdown to occur in the channel region, and the corresponding terminal currents to both source and drain are dominated by diffusion. For breakdown occurring outside the gate edge, the above assumption is no longer valid, because now the drain current is mainly due to drift while the source current is due to the diffusion of the carriers getting injected over the barrier (see Fig. 19 ). The corresponding terminal currents and their ratio are given by the following modified set of equations:
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where A is the cross section area, p is the hole density, D is the diffusion coefficient, υ T is the thermal velocity of holes 1 and E B is the barrier height for hole diffusion towards the source. The barrier profile and electric field within the device have been obtained from the device simulation, and have been used to estimate the breakdown spot location from the measured ratio of terminal currents. The breakdown spots thus obtained for DeNMOS and DePMOS transistors are shown in Fig. 20 . Breakdown occurs outside the gate edge for both transistors, with DePMOS breakdown located further down along the spacer compared to DeNMOS as expected from the higher Weibull slopes. It should be noted that the longer percolation path within the spacer oxide might also contribute to increased mean dielectric breakdown times for DePMOS transistors (see Fig. 13 ), in spite of the higher interface damage.
Asymmetric Percolation Model
With the breakdown spot estimated to lie within the spacer region, the standard percolation model [25] cannot be directly used to 1 It is assumed that the high field region is in thermal equilibrium, and the injected carriers do not considerably increase the lattice temperature. As such, the optical phonon scattering is neglected and a ballistic thermal velocity is assumed. interpret the off-state TDDB results. In the modified asymmetric percolation model, traps are generated randomly within a grid as shown in the inset of Fig. 21 . The damage region at Si/SiO 2 interface is located at a distance X BD from the gate edge, and extend of the damage is obtained from lateral CP measurements (see Fig. 8 ). The region is shifted laterally deeper into the oxide so that it contacts the gate electrode at the top. For X BD values obtained from current ratio technique, the asymmetric percolation model successfully interprets the observed Weibull characteristics with a reasonable defect diameter value of 5Å [30] .
CONCLUSION
Off-state degradation in DePMOS transistors is studied and compared with that of DeNMOS. The degradation mechanism is found to be similar for both transistors. NMOS interface damage is predominantly acceptor-like, while both acceptor-and donor-like traps are generated for PMOS. The cancelling effect of the two types of traps leads to longer I DLIN -lifetime for PMOS in spite of the higher interface damage. Gate dielectric breakdown during off-state stress is studied, and the interface damage is found to correlate well with the bulk damage and gate dielectric breakdown time, thereby making charge pumping a fast monitor of TDDB. The mean dielectric breakdown time at stress bias and the Weibull slope for PMOS transistor is found to be higher compared to NMOS, due to the nonuniform bulk trap generation and the longer percolation path for PMOS. The universality and correlated nature of damage generation is used to perform lifetime extrapolation from stress to operating conditions. Finally, our findings suggests that off-state TDDB lifetime can be improved by moving the breakdown spot further away from the gate edge by changing doping profile and opens up a previously unexplored path for device lifetime improvement.
